

03-5577-2947



SIC EPITAXY SERVICE

Complete range of SiC Epitaxy

- From R&D epi material to prototype development and pre-volume production
- Flexible specification
- Multi-layer structures
- Epitaxially grown pn-junctions
- Support device design

Key Parameters				
Wafer size	76, 100, 150 mm			
Polytype	4H, 6H, 3C			
n-doping	10 ¹⁴ – 10 ¹⁹ cm ⁻³			
p-doping	10 ¹⁴ – 10 ²⁰ cm ⁻³			
V-doping	semi-insulating			
Ge-doping	resistivity control			
Thickness	0.1 - 250 μm			

SiC Epitaxy Equipment








Single wafer epitaxy	LPE PE106, Aixtron VP508
Multi wafer epitaxy *	Aixtron VP2400
Surface polishing *	Surface grinding, back-grinding, polishing and CMP
Characterization *	FTIR, CV, Microscope, Candela defect mapping, AFM, SEM


^{*} Available through cooperation with NORSTEL, Sweden

3DSiC®: In process & regrowth epitaxy, multi-layer structures


Trench MOSFET



Multi-Layer



Buried Grid





State of the art SiC epitaxy technology

Record low defect density through efficient buffer layer technology


- Prevent nucleation of crystalline defects at growth start
- BPD to TED conversion rate > 99.8%
 ⇒ < 1 BPD per cm²
- Enables bipolar SiC device technology




250µm thick layer
1 downfall, 1 triangle, 1 carrot defect
⇒ 0.012 defects / cm²

Best in class layer homogeneity with LPE PE106

- Adjustable lateral gas flows
- High Growth rate of 40µm/h using TCS as silicon precursor
- Thick layer growth up to 250μm thickness and more
- Low doping concentrations of ~1·10¹⁴/cm³
- Enables >15kV SiC device technology





	150 mm diameter	140 mm diameter	130 mm diameter
#points	408	371	320
MEAN d epi (μm)	9.23	9.19	9.15
StdDev/Mean (%)	2.1	1.7	1.1



SIC DEVICE FABRICATION

Custom Specific Design

Ascatron's SiC material and device fabrication is based on 20 years' experience from SiC technology development resulting in well-established unit process modules. A custom specific manufacturing process is designed by combining and adjusting the process modules according to the customer's specific device design. In many cases Ascatron contributes with unique process technology and design solutions to improve further



the device performance. The process integration is verified and evaluated in close cooperation with the customer. This enables a cost-efficient realization of manufacturing processes.

Device Prototyping

For design verification

Complete 100mm process line
 Full process control
 Wafer level testing
 Prototype fabrication, pilot production
 Traceability, Standard unit process modules
 Measurement & analysing, Documentation

SiC Process Modules

Ascatron has developed a unique set of key processes enabling the fabrication of advanced SiC power devices, as well as for example sensors for exhaust gases, UV detection, or pressure measurement.

Substrate Buffer Technology Reducing defects penetrating from substrate into device epi **Advanced SiC Epitaxy** Multilayer pn-junctions, thick epilayers & embedded structures **Ion Implantation Doping** Hot high energy implantation and high temperature anneal **Deep Trench Etching** 1-20 µm with precise side-wall control for void-free re-growth **Gate Oxide Technology** Advanced oxide technology with in-situ-doped polysilicon gate **Ohmic & Schottky Contact** Wide range of metal combinations and silicide processes **Metallisation Process** Thick Aluminium for wire bonding **Edge Termination** Combined with thick passivation for HV devices

SiC Device Technologies

Ascatron offer a number of power device technologies. The process can be optimized to meet the specific requirements, e.g. packaging compatible metallization.

•	Schottky diode	For material evaluation
•	JBS diode	Both implanted and epitaxial 3DSiC concepts
•	HV-PiN diode	Epitaxial anode and pn-junction grown in one run
•	Vertical DMOSFET/UMOSFET	Advanced gate oxide technology using deposited oxides
•	Epitaxial buried grid JFET	Based on embedded epitaxial technology



SiC production resources

Processing of 100 & 150 mm diameter SiC wafers.

Process	Туре	Parameters	Tools	Сар
Epitaxy	Hot-wall CVD	n/p 4H-, 6H, 3C-SiC	Aixtron VP508GFR	S
		n-doping 10 ¹⁴ -10 ¹⁹ cm ⁻³	Aixtron VP2400HW**	В
		p-doping 10 ¹⁴ -10 ²⁰ cm ⁻³	LPE PE106	S
		Thickness up to 250 μm		
Doping	Ion Implanter	40-330keV - Al, B, N, P RT & 600 ºC	Danfysik 1090*	S
Furnace Process	Thermal Oxidations	Wet/Dry/N₂O (900-1250ºC)	Thermco 5200	В
	LPCVD	Polysilicon IDP	Expertech CTR-200	В
	Annealing	1400-1800 °C in Ar	Centrotherm Activator 150	В
	RTP		Mattson 100 RTP	S
Plasma	PECVD	SiO ₂ , Si ₃ N ₄	Oxford Plasmalab 80	S
Deposition			Applied Materials P5000	S
Plasma Etching	RIE		Oxford Plasmalab 80	S
_			Oxford Plasmalab 100	S
			Applied Materials P5000	S
	ICP		STS ICP DRIE	S
			Oxford ICP380	S
	Microwave plasma	O ₂	TePla300	В
Wet Etching	Wet cleaning	Acid and solvent based		В
	process			
Metallisation	Plasma sputter	Au, Ni, Al, Ag, TiW	KDF 844NT, MRC 643	В
	Ion-beam sputter	Au, Ni, Al, Ti	Commonwealth IBS	В
	Evaporation	Au	PAK600	В
Lithography	Contact	Alignment Accuracy ~1μm Minimum Features ~1.5μm	Karl Suss MA8	S
	Stepper	Alignment Accur. ~ 0.3 μm	ALS 2035 G-line	S
		Minimum Features ~ 1 μm		
		Alignment Accur. ~ 0.1 μm	Nikon NSR TFHi12 I-line	В
		Minimum Features ~ 0.75 μm		
	Lift-off			В
Metrology	SEM		Zeiss Ultra 55,	S
			Hitachi S-3400N	S
	Ellipsometer		Horiba Uvisel ER	S
	Confess Due files		SENTECH instrum.	S
	Surface Profiler		Tencor-P10, Dektak3ST	S S
	AFM		Veeco Dimension 3100	S
	Sheet Resistance	4-point probe	Four Dimension 280	S
	Inspection	4-point probe	Nikon, Olympus, Leitz	S
	Microscope		Mikon, Olympus, Leitz	3
Testing	Automated Probing		Karl Suss PA 150	S
· comig	Automated Flobing		Electroglass	В
Dicing	High Speed Saw		Disco DFD640	S
Polishing	CMP	Removal 0.1-1.0 μm	AVANTI/ IPEC 472	S
		Rms < 1 nm		

Capacity of respective tool is marked as single wafer (S) and batch processing (B). * Performed at Ion Technology Center, Ångström Laboratoty in Uppsala** Performed at Norstel AB in Norrköping